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Abstract: The numerical integration of switching circuits is known to be a tough issue when
the number of switches is high, or when sliding modes exist. Then classical analog simulators
may behave poorly, or even fail. In this paper it is shown on two examples that the nonsmooth
dynamical systems (NSDS) approach, which is made of 1) a specific modelling of the piecewise-
linear electronic devices (ideal diodes, Zener diodes, transistors), 2) the Moreau’s time-stepping
scheme, and 3) specific iterative one-step solvers, supersedes simulators of the SPICE family
and hybrid simulators. An academic example constructed in [Maffezzoni et al, IEEE Trans. on
CADICS, Vol 25, No 11, November 2006], so that the Newton-Raphson scheme does not converge,
and the buck converter, are used to make extensive comparisons between the NSDS method and
other methods of the SPICE family and a hybrid-like method. The NSDS method, implemented
in the Siconos platform developed at INRIA, proves to be on these two examples much faster
and more robust with respect to the models parameters variations.
Key-words: Switching circuits, complementarity problems, backward Euler algorithm, power
converters, complementarity dynamical systems, analog simulation, multivalued systems, unilat-
eral state constraints.
∗ Electronic mail: firstname.lastname@inrialpes.fr
Résumé : L’intégration numérique en temps des circuits commutés est connue pour être un
problème difficile lorsque le nombre de commutations est élévé, ou si des modes glissants appa-
raissent. Dans ces cas, les simulateurs analogues classiques se comportent mal, ou parfois même
échoues. Dans ce rapport, on démontre sur des exemples, que l’approche des systèmes dynamiques
non réguliers, constituée de 1) une modélisation spécifique des composants électroniques définis
par morceaux (diode idéal, diode Zener, transistors) , 2) du schéma à pas de temps de Moreau et
3) d’algorithmes de résolution itératifs dépasse les capacités des simulateurs classiques SPICE et
des simulateurs hybrides. Un exemple académique construit dans [Maffezzoni et al, IEEE Trans.
on CADICS, Vol 25, No 11, November 2006] de sorte à faire échouer la convergence du schéma de
Newton–Raphson et un convertisseur de puissance de type “buck” sont utilisés pour des compa-
raisons fouillées entre l’approche des systèmes dynamiques non réguliers et les autres méthodes.
L’approche des systèmes dynamiques non réguliers, mis en œuvre dans la plate–forme Siconos
développée à l’INRIA, démontre sur ces deux exemples qu’elle est beaucoup efficace et robuste par
rapport aux variations de paramètres des modèles.
Mots-clés : Circuits commutés, problème de complémentarité, algorithme d’Euler implicite,
convertisseurs de puissance, systèmes dynamiques de complémentarité, simulation analogique,
systèmes multivalués, contraintes unilatérales sur l’état.
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1 Introduction
It is well know that conventional accurate analog simulation tools, which are based on the Newton–
Raphson nonlinear solver, can have serious drawbacks when they are used for the integration of
nonsmooth circuits, containing switches and piecewise linear components (like ideal diodes and
transistors). This is especially true when the number of events becomes too large, or when sliding
modes exist, which is common in practice. Then analog (Spice-like) tools may become very time
consuming, or provide very poor results with chattering [31], or even fail [40, 56, 41, 19, 13]. The
same applies to “hybrid” integrators that consider an exhaustive enumeration of all the system’s
modes, which have a very limited scope of application because of the exponential growth of the
number of modes that have to be simulated separately. Along the same lines, event-driven schemes
can hardly simulate systems with large number of events, because they soon become quite time-
consuming and do not allow for accumulations of events [2].
It is therefore clear that other types of numerical schemes have to be applied for highly nons-
mooth switching circuits. Since a numerical method always relies on a specific modelling approach,
a logical path is to first reconsider the models of nonsmooth components (diodes, switches, tran-
sistors, etc) so that efficient numerical solvers can be applied. The nonsmooth dynamical systems
(NSDS) approach, which is the one chosen in this paper, appears to be a suitable framework for
the simulation of nonsmooth circuits, allowing one to efficiently simulate systems with very large
number of events, and sliding mode trajectories. It consists of modelling nonsmooth components
as piecewise linear functions, with possible vertical branches (inducing some unilaterality in the
system, hence possible state jumps, when these branches are infinite). The time-discretization of
such nonsmooth systems then yields various types of so-called One-Step NonSmooth Problems
(OSNSP), for instance (linear) complementarity problems or nonlinear (or quadratic) programs
with equality-inequality constraints. The NSDS approach may then take advantage of the quite
important works that have been led by the Nonlinear Programming community concerning the
development of efficient solvers for complementarity problems [27] and optimization tools [35], and
also by the Contact Mechanics community [2], where Moreau and Jean developed the so-called
Nonsmooth Contact Dynamics (NSCD) method within the theoretical framework of Moreau’s
sweeping process [44, 36, 45]. The numerical method that is used in this paper, owes a lot to
the NSCD method of mechanics, and will be named Moreau’s time-stepping scheme. As alluded
to above, nonsmooth components are often represented with piecewise-linear functions, or with
complementarity relations, or with inclusions into normal cones. The piecewise-linear modelling
approach in nonsmooth electrical circuits has been pioneered by Chua et al in [37, 18, 17], and
complementarity problems have been introduced in [51, 50, 52], followed by the works of Leenaerts
and van Bokhoven [39, 38], Vlach et al [9, 54, 55, 59]. Camlibel et al [28, 14] studied the conver-
gence of backward Euler methods, and comparisons with other (analog and hybrid) integrators are
proposed in [53]. Glocker et al [33, 42] led interesting developments showing the analogy between
mechanics and electricity for various types of nonsmooth components, and also proposed a time-
stepping method inspired by Moreau’s algorithm for contact mechanics (consequently quite close
to the algorithm used in this paper). Variational inequalities of the second kind and electrical
superpotentials were recently introduced in electronics in [6, 34, 7] to study the existence and
uniqueness of solutions for static circuits, or the equilibria of dynamical circuits with nonsmooth
devices. Other works may be found in [26, 8, 32].
The objective of this paper is twofold: firstly it is shown on an academic example taken from [40]
that the NSDS approach allows one to simulate a nonsmooth system for which conventional ana-
log methods fail (roughly speaking, the iterative solver for complementarity problems converges,
whereas Newton-Raphson’s method does not); secondly, numerical results for a buck converter are
presented and comparisons with other (analog and hybrid) tools are done. The buck converter
example in fact demonstrates on a significant case study that the proposed time-stepping method
is efficient for systems with a large number of events. Compared to previous works [33, 53], the
ideal switches are here modelled and simulated for the first time in a completely implicit way,
the advantage of which will be explained. The simulations are done with the Siconos software
INRIA
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platform1 of the INRIA [2, 4, 5], that is an open-source software package dedicated to nonsmooth
dynamical systems. The paper is organized as follows: in Section 2 the modelling and general
time-discretization frameworks are recalled; in Section 3 the automatic circuit equation generation
and software aspects are outlined; in Section 4 an elementary closed-loop switching circuit taken
from [40] is simulated; in Section 5 the buck converter example is treated and comparisons are
presented. Conclusions end the paper.
Notation: The following tools will be used in this paper. Let K ⊆ IRn be a non empty convex
set. The normal cone to K at x ∈ IRn is NK(x) = {z ∈ IR
n|〈z, ζ − x〉 6 0 for all ζ ∈ K}. The
projection in the euclidean metric of a vector x ∈ IRn onto K is denoted as proj[K; x]. A singleton
is denoted as {t}. The identity matrix of IRm×m is denoted by Im and the zero vector in IR
m by
0m.
The following standard mathematical programming problems will be used throughout this
paper.
Definition 1 (Variational Inequality [27]) Given a function F : IRp → IRp, and Ω a non
empty subset of IRp, the Variational Inequality (VI) problem is to find a vector z ∈ IRp such that
F
T (z)(y − z) > 0, ∀y ∈ Ω. (1)
❏
Definition 2 (Inclusion into a normal cone [47]) Given a function F : IRp → IRp, and K
a non empty convex subset of IRp, the inclusion into a normal cone problem is to find a vector
z ∈ IRp such that
0 ∈ F(z) + NK(z) (2)
❏
If K = Ω is a convex set, the inclusion (2) and the VI (1) are equivalent.
Definition 3 (Mixed Complementarity Problem [24]) The Mixed Complementarity Prob-
lem (MCP) is defined as follows. Given a function F : IRp → IRp, lower and upper bounds
l, u ∈ (IR ∪ {+∞,−∞})p, find z ∈ IRp, w, v ∈ IRp+, such that
{
F(z) = w − v
l 6 z 6 u, (z − l)T w = 0, (u − z)T v = 0
(3)
❏
Notice that a solution to the MCP satisfies the inclusion −F (z) ∈ N[l,u](z). If the F( · ) in (3) is
affine, i.e.
{
Mz + q = w − v
l 6 z 6 u, (z − l)T w = 0, (u − z)T v = 0
(4)
for some matrix M ∈ IRp×p and some vector q ∈ IRm, the MCP (3) defines a Mixed Linear
Complementarity Problem (MLCP).
2 The nonsmooth dynamical systems approach.
2.1 nonsmooth electronic devices modelling
The NSDS approach for the modelling of piecewise linear components in electrical circuits has
been described in detail in several of the above cited publications [2, 33, 44, 36, 45], and will just
be recalled here for the sake of readability. The NSDS approach is a package that consists of: a)
nonsmooth models, b) Moreau’s time-stepping algorithm, c) OSNSP solvers. The current-voltage
1http://siconos.gforge.inria.fr/
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laws of nonsmooth electronic devices may all be represented as inclusions into a normal cone to
a convex set K, i.e. 0 ∈ Φ(y, λ, t) + NK(λ), where Φ( · ) is a function, y and λ are implicitly
defined from 0 = H(X, λ, t) and y = G(X, λ, t) for some functions H( · ) and G( · ), and X is
the state vector of the circuit, composed of branch voltages and currents. A crucial point for
simulation efficiency, however, is to keep as less slack variables, λ and y as possible in the device
representation. In addition some efficient OSNSP solvers (as they will be described in Section 2.4)
use directly such inclusions into a normal cone to a convex set, or the equivalent VI formulation.
This is the case for the direct MCP solvers that we used in our simulations. Finally, it is noteworthy
that the inclusion modelling of the devices allows for nonlinear characteristics which may not be
represented by complementarity relations.
Let us illustrate this on the above four examples (ideal diode, switch, transistor, comparator).
2.1.1 nonsmooth diodes
The notation for the currents and the potentials at the ports of the diode is depicted in Fig. 1.
Four models of diodes are depicted in Fig. 2:
a) the smooth exponential Shockley model in Fig. 2(a) defined by the smooth constitutive
equation,




where is and α are physical parameters of the diode,
b) ideal diodes with possible residual current −a and voltage −b in Fig. 2(b) defined by the
following complementarity condition
0 6 i(t) + a ⊥ v(t) + b > 0, (6)
where the x ⊥ y means that xT y = 0 and a and b are the threshold values for i and v,
c) the “hybrid” model which considers the two modes separately with for instance an associated
Modelica [25] script in Fig. 2(c)
off = s < 0
v(t) = if off then −s else 0
i(t) = if off then 0 else s,
(7)
d) a piecewise-linear model in Fig. 2(d) defined by
v(t) =
{
−Ron i(t) if v(t) < 0
−Roff i(t) if v(t) > 0
, (8)
with Ron ≪ 1 and Roff ≫ 1 are the equivalent resistive values of each branches.
The ideal diode model in Fig. 2(b) is chosen in this paper. The drawbacks of the Shockley law
is that it introduces high stiffness in the dynamical equations. The hybrid model becomes rapidly
unusable if the number m of diodes increases, since the number of modes to be described in the
associated script varies as 2m. This will be shown on the converter example. The model 2(d) leads
a badly conditionned algorithm used to solve the OSNSP in Section 2.4. On the contrary the ideal
model of Fig. 2(b) yields, when introduced in the dynamics, well-conditioned complementarity
problems, that yield time-stepping methods for which efficient solvers exist. Showing the efficiency
of these methods is the object of this paper.
Quite similar developments and comments may be made for ideal Zener diodes, piecewise linear
practical diodes and practical Zener diodes, see e.g. [2, 7]. From basic convex analysis one deduces
that the ideal diode of Fig. 2 (b) has the following current/voltage law:
i(t) ∈ {b} + N]−∞,a](v(t)) ⇔ v(t) ∈ {a} + N]−∞,b](i(t)) (9)
INRIA
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Figure 2: Four models of diodes.
Similar inclusions for ideal Zener diodes may be found in [2, 7], that take the form i(t) ∈
N[0,Vz](v(t)) for some Vz > 0. The piecewise-linear diode of Fig. 2 (d) can be represented as:
{
v(t) = 12 (τ(t) − 1)Roffi(t) −
1
2 (1 + τ(t))Roni(t)
τ(t) ∈ sgn(v(t)) ⇔ v(t) ∈ −N[−1,1](τ(t))
(10)






1 if x > 0
−1 if x < 0
[−1, 1] if x = 0
. (11)
The piecewise-linear model yields a condition number of the resulting MLCP matrix close to
Roff/Ron, that causes trouble with the numerical algorithms that are used to solve the OSNSP.
Inclusions as in (9) will be preferred as they can be directly used in the numerical algorithm for
MCP, yielding well-posed and well-conditioned MCPs.
2.1.2 nonsmooth switches
The notation for the currents and the potentials at the ports of the ideal switch is depicted on
Fig. 3. The switches are modelled in two ways in this paper. The first model, that is applied to
the elementary example of Section 4, consists of:
v(t) =
{
Roff i(t) if uc(t) < 0
Ron i(t) if uc(t) > 0
(12)
where the voltage uc( · ) is a state variable of the overall dynamical system, v( · ) is the voltage of
the switch and i( · ) is the current through the switch. The resistors Roff ≫ 1 and Ron ≪ 1 are
chosen by the designer. In the case of the buck converter of Section 5, the switch is modelled with




v(t) = 12 (1 + τ(t))Roni(t) +
1
2 (1 − τ(t))Roffi(t)
τ(t) ∈ sgn(uc(t)) ⇔ uc(t) ∈ −N[−1,1](τ(t))
(13)
The difference with respect to the diode (10) is that the “input” to the inclusion is an external
voltage. It is noteworthy that the voltage v(t) in (12) is discontinuous at uc(t) = 0 for any i(t) 6= 0,
the jump magnitude being equal to |(Roff −Ron)i(t)|. The choice that is made in (13) implies that
RR n° 7061




Figure 3: Ideal switch symbol.
the discontinuities are “filled-in” and the model is consequently multivalued at uc(t) = 0, i(t) 6= 0.
This is precisely what allows one to smoothly simulate the sliding-modes [3].
Remark 1 The ideal switch is modelled in [33] with a relay multifunction whose threshold may
vary between 0 and +∞, and the switch is controlled by a current variable of the circuit, in an
explicit way. Compared to [53] our approach differs a lot since [53] models the switch through
a so-called cone complementarity problems, with an exogenous excitation that makes the cones
switch between {0} and IR or IR+. The choice we made in this paper is motivated by the industrial
practice and the way switches are modelled in Mentor Graphics’ eldo software package2, that is
one of the main analog simulation tool of the market and may be considered as a reference for
simulation results comparisons. Another way to model switches is to compute the topology changes
after each “open” and “close” operation. As pointed out above such an approach rapidly becomes
extremely time-consuming when the number of switches grows (the number of different topologies
grows exponentially fast with the number of switches), and does not allow for finite accumulations
of switches or sliding mode trajectories. An open issue would be the implicit discretization of the
ideal switches models of [33] and [53] which is not directly possible and is not tackled in this paper.
2.1.3 nonsmooth MOSFET transistors




· (f(VG − VS − VT ) − f(VG − VD − VT )) (14)





, µ mobility of majority carriers, W and L channel width and length, ǫOX
the permissivity of the silicon oxide of thickness tOx. The voltage VT is the threshold voltage
depending on the technology.
The notation for the currents and the potentials at the ports of the nMOS is depicted on Fig. 4.
The function f : R −→ R in (14) is defined as:
f(x) =
{
0 if x < 0
x2 if x > 0
The piecewise and quadratic nature of this function is approximated by the following s segments
piecewise linear function [38]:
fpwl(x) = αix + βi, for ai 6 x 6 ai+1, i = −1 . . . s + 1 (15)
with a−1 = −∞ and as+1 = +∞. The complete model of the piecewise-linear nMOS transistor
with s segments in (15) can be recast under the following mixed linear complementarity form [38]:
2http://www.mentor.com/products/ic nanometer design/analog-mixed-signal-verification/eldo/
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0 . . . 0
−b . . . −b
︸ ︷︷ ︸
×s−1
−b . . . −b









h1 . . . hs−1 h1 . . . hs−1
]T
0 = I3 i(t) +


−c1 . . . −cs−1 c1 . . . cs−1
0 0 0 0 0
c1 . . . cs−1 −c1 . . . − cs−1

λ(t)





UGD(t) = VG(t) − vD(t)










The parameters are given as follows: b = K2 , hi = b(VT + ai), i = 1 . . . 5. The values of ci are
computed from the linear approximation αi and βi in (15). Using some basic convex analysis, one




−λ(t) + Bu(t) + h(t) ∈ NK(λ(t))
y(t) = Bu(t) + λ(t) + h(t)
0 = i(t) + Cλ(t)
(18)
with K = (IR+)
2(s−1). In the case of the MOSFET transistor, the inclusion is an equality as ex-
pected since its piecewise-linear characteristic is single valued. The pMOS transistor is represented
in the same way, changing the values of hi, i(t) to −i(t) and b to −b.
Remark 2 The piecewise-linear model in (15) has s segments. Multiple choices are possible in
order to adjust the number of slack variables and consequently the size of the OSNSP-MLCP to
be solved at each step with respect to the accuracy. In practice one should therefore be very careful
about choosing a reasonable piecewise-linear approximation of the devices so that the MLCP size
does not increase too much. In this work we have chosen a model using 6 segments. A study of
the results accuracy and computation time as a function of the number of segments is outside the
scope of this paper.
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2.1.4 nonsmooth comparator
The comparator device as depicted in Fig. 5 is modelled as a piecewise-linear function whose value
is Vmin if x < −ǫV and 3 if x > ǫV. Setting ǫ to 0 leads to a relay function that is multivalued at
0. In this case, similarly to the Zener diode the multivalued comparator is represented as:
Voutput ∈ N[Vmin,Vmax](V+ − V−), (19)






Vin = V+ − V−
−ǫ ǫ
Figure 5: Comparator model.
2.2 The dynamical equations
Section 2.1 is devoted to present the electronic devices models and their mathematical represen-
tations to be inserted in the circuits dynamics in order to obtain a suitable formalism for the
subsequent time-discretization. In particular the OSNSP solver to be used strongly influences the
modelling choice. In this section we focus on the dynamical equations which are suitable for the
NSDS approach.
2.2.1 The nonsmooth DAE formulation
The circuit with nonsmooth components represented as inclusions and equalities, and the smooth





M(X, t)Ẋ = F (X, t) + U(t)
]
DAE
0 = H(X, λ, t)
y = G(X, λ, t)
] Input/output relations on
nonsmooth components
0 ∈ Φ(y, λ, t) + NK(λ) ”Inclusion rule”
(20)
where X ∈ IRn is the state composed of the potentials and the currents in inductive, voltage–
defined and non–smooth branches. The vectors y, λ ∈ IRm are the slack variable expressing
the nonsmooth multi–valued models of the components. The functions M : IRn × IR → IRp×n,
H : IRn×IRm×IR → IRn−p, G : IRn×IRm×IR → IRm and Φ : IRm×IRm×IR → IRm are assumed to
be continuously differentiable functions. More details will be given on the choice of state variables
and the structure of the functions in Section 3.1. One recognizes two basic ingredients: the DAE
part, that is coupled to the nonsmooth electrical devices represented by inclusions into normal
cone as those developed in Section 2.1. See Section 4 for a concrete example of (20).
INRIA
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2.3 Moreau’s time-stepping scheme






M(Xk+θ, tk+θ)(Xk+1 − Xk) = hF (Xk+θ, tk+θ)
+hU(tk+θ)
0 = H(Xk+1, λk+1, tk+1)
yk+1 = G(Xk+1, λk+1, tk+1)
0 ∈ Φ(yk+1, λk+1, tk+1) + NK(λk+1)
, (21)
for a time–step h > 0 and with the usual following notation. For a function f(t), fk+1 ≈ f(tk+1)
and fk+θ = θfk+1 + (1− θ)fk. The Moreau’s time stepping algorithm is made of a θ-method with
θ ∈ [0, 1] for the assumed sufficiently smooth terms, and a fully implicit scheme for the inclusion
rule which can be non–smooth. This choice is led by two fundamental reasons. The first reason is
the respect of the inclusion rule and its intrinsic multi–valued and unilateral character. As it has
been shown in [43], only a fully implicit scheme can satisfy the unilateral constraints in discrete
time. The second reason is the possible non–smoothness of the evolution which can be numerically
integrated in a consistent way by implicit low order schemes only [2].
For the numerical purposes, let us rewrite the problem (21) in a global inclusion form
0 ∈ F(z) + NC(z), (22)
where the variable z = [Xk+1, yk+1, λk+1]









M(θXk+1 + (1 − θ)Xk, tk+θ)(Xk+1 − Xk)
−hF (θXk+1 + (1 − θ)Xk, tk+θ) − hU(tk+θ)
H(Xk+1, λk+1, tk+1)









The normal cone NC is the normal cone to the following convex set
C = IRn × IRm × K ⊂ IRn+2m (24)
We will see in the next section that the nonlinearity of F(.) can be directly treated by the numerical
one–step solver. Another approach is to perform an outer Newton linearization of this problem
by searching the solution as the limit for α of the following linearized problem
0 ∈ ∇zF(z
α)(zα+1 − zα) + F(zα) + NC(z
α+1). (25)
for a given z0. At each time–step k and at each Newton iteration α, the problem (25) appears to
be affine in z.
2.4 Numerical solvers for the OSNSP (21)
The problem (21) is a VI written in the form of an inclusion into a normal cone to a convex set
as in (22). The choice of the numerical solver for (21) depends mainly on the structure of the
convex set K. Indeed, from a very general convex set K to a particular choice of K, the numerical
solvers range from the numerical methods for VI to nonlinear equations, passing through various
complementarity problems solvers. The convergence and the numerical efficiency are improved
in proportion as the structure of K becomes simpler. In the sequel, majors choices of K will be
given leading to various classes of well-known problems in mathematical programming theory. We
refer to [27] for a thorough presentation of available numerical solvers and to [2, Chapter 12]) for
a comprehensive summary of numerical algorithms. In the numerical example presented in this
paper, various numerical methods described below are used according to the type of the one–step
nonsmooth problem and will be further precised.
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2.4.1 K is a finite representable convex set
In practice, the convex set is finitely represented by
K = {λ ∈ IRm, h(λ) = 0, g(λ) > 0}, (26)
where the functions h : IRm → IRm, g : IRm → IRm are assumed to be smooth with non vanishing
Jacobians. In this case, general algorithms for VI can be used. To cite a few, the minimization
of the so-called regularized gap function [29, 57, 58] or generalized Newton methods [27, Chapter
7& 8] can be used. If F (.) is affine (possibly after the linearization step described in (25)) and
the functions h(.) and g(.) are also affine, the VI is said to be an affine VI for which the standard
pivoting algorithms for LCP[20] has been extended in [15].
2.4.2 K is a generalized box
Let us consider the case that K is a generalized box in IR
m
= {IR ∪ {+∞,−∞}}m, that is
K = {λ ∈ IRm, ai 6 λi 6 bi, ai ∈ IR, bi ∈ IR, i = 1 . . .m}, (27)
In this case, the problem (22-24) can be recast in a Mixed Complementarity Problem (MCP)
by defining p = n + m + m + m and the bounds l, u as l = [ 0n 0m 0m a ]T and u =
[ 0n 0m 0m b ]T .
The MCP (3) can be solved by a large family of solvers based on Newton–type Methods
and interior-points techniques. In contrast to the interior-point methods, it is not difficult to
find comparisons of numerical methods based on Newton’s method for solving MCP. We refer to
[11] for an impressive comparison of the following algorithms: MILES [48], PATH [24], NE/SQP
[30, 46], QPCOMP [12], SMOOTH [16], PROXI [10], SEMISMOOTH [22], SEMICOMP [10]. All
of these comparisons, which have been made in the framework of the MCP (3) show that the
PROXI, PATH and SMOOTH are superior on a large sample of test problems. For a comparison
of the variants of the SEMISMOOTH algorithm, we refer to [21].
If F(.) is affine, the MLCP is equivalent to a box-constrained affine VI. For this problem, the
standard pivoting algorithm such the Lemke’s Method has been extended in [49].
A special case of a generalized box is the positive orthant of IRm, that is K = IRm+ . Standard
theory and most of the numerical algorithms for LCPs apply in this MCLP case.
When the circuit is simple and of low size in terms of the number of state variables, it is
sometimes possible to write the DAE as an ODE and perform the explicit substitution of X by
y and λ in the formulation (21). If the cone is also simply defined by a positive orthant, we
arrive then at a standard LCP [23]. Unfortunately, the LCP formulation is not amenable for more
complicated cases where an automatic circuit equation formulation (see the next section) is used.
3 Automatic circuit equation generation and Software im-
plementation
In this section, the choice of the state variables and the formulation of the equations of motion are
motivated by the compromise between the automatic character of the equation formulation and
the efficiency of the numerical algorithm. The efficiency is based partly on the number of state
and slack variables and partly on the conditioning of the formulation. Finally, some insights are
given on the software implementation of the methods.
3.1 Automatic generation of the dynamical equations
Let us describe briefly how the dynamical equations are obtained for the two systems which are
analyzed in this paper. There are basically three choices for the state variables, based on the
charge approach, the flux approach, and the current-voltage approach. The latter is chosen here.
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There are a lot of methods to build a smooth DAE formulation of standard electrical circuits.
To cite a few of them, the Sparse Tableau Analysis (STA) and the modified Nodal Analysis (MNA)
are the most widespread. An automatic circuit equation generation system extending the MNA
has been developed at the INRIA, see the patent [1]. A straightforward extension of the MNA (or
of the STA) can be performed by directly replacing the constitutive equations of the nonsmooth
components with the corresponding inclusion rule yielding the system (20). Nevertheless, the
fact that M(X, t) is not a square matrix and the use of many superfluous variables and algebraic
equations has the following drawbacks : a) the numerical efficiency of the algorithms is weakened by
the larger size of the problem and b) the OSNSP solvers can be in trouble due to the redundancy of
constraints, which is difficult to circumvent in the numerical procedure (mainly due to the machine
accuracy constraint). Many alternate formulations have been tested. It has been concluded that




ẋ = f1(x, z, t) + U(t)
0 = f2(x, z, t)
]
Semi-Explicit DAE
0 = h(x, z, λ, t)




0 ∈ Φ(y, λ, t) + NK(λ) ”Inclusion rule”
(28)
where x ∈ IRn corresponds to the current in the inductive branches and the voltages in the
capacitive branches, z ∈ IRp collects all the node potentials, the currents in the voltage–defined
and non–smooth branches and the currents in a subset of the capacitive branches. The choice
and the construction of the latter subset of branches is described in details in [1]. The automatic
circuit equation formulation starts from the MNA: it adds some unknowns to get a semi-explicit
system, and replaces the constitutive equations of the nonsmooth components by the corresponding
inclusion rule. Starting from (28), the numerical algorithm as explained in Section 2.4 is used in




xk+1 − xk = hf1(xk+θ , zk+θ, tk+1) + hU(tk+θ)
0 = f2(xk+1, zk+1, tk+1)
0 = h(xk+1, zk+1, λk+1, tk+1),
y = g(xk+1, zk+1, λk+1, tk+1)












Figure 6: libraries and data.
Fig. 6 shows the libraries and the data involved during the simulation. A Netlist is a circuit
textual description used by many simulators like Spice and Eldo. From a Netlist, the automatic
generator builds all the components defined in (28). The opensource Siconos/Kernel library
performs the time-discretization following the Moreau time–stepping scheme (21) and formulates
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at each time–step one instance of the inclusion problem (22-24). The numerical algorithms for the
latter problem are in the opensource Siconos/Numerics library. The output of the simulation
is a file containing the potential and current values in the Spice format.
The implementation is object-oriented and mainly in C++. For each electrical component,
group of equations and inclusions in (21), a corresponding instance of a class is built. The system
is updated in memory at each iteration by the stamp method of each component. In the linear
case, these methods are called only once, in the nonlinear case they may be called at any time to
update the system. The open-source platform is under GPL license and can be freely used. The
equation generator is under private license and can be obtained freely on demand for an academic
use.
4 An elementary switching circuit
This section is devoted to the modelling and the simulation of the circuit in Fig. 7. In [40] it is
shown that Newton-Raphson based methods fail to converge on such a circuit, with the switch
model as in (12). The diode model is the equivalent resistor model of Fig. 2 (d). On the contrary











Figure 7: A simple switched circuit.
4.1 The dynamical system
The dynamics of the circuit in Fig. 7 is obtained using the algorithm of automatic circuit equa-
tion formulation. In a first step, the vector of unknowns is built, in a second step, the dy-
namical system is written, and, in a last step, the nonsmooth law is added. Applying the au-
tomatic equations generation algorithm leads to the following 9-dimensional state vector: X =
(V1 V2 V3 V4 IL I03 I04 Is Id)
T , where the potentials and the currents are depicted on Fig. 7.
Building the dynamical equations consists in writing the Kirchhoff current laws at each node, the
constitutive equation of the smooth branch, and the nonsmooth law of the other branches. The
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two nonsmooth devices are the diode and the switch. It yields the following system, that fits








(t) = V1(t) − V2(t)
















2 (τ1(t) − 1)RoffId(t) −
1
2 (τ1(t) + 1)RonId(t)









Finally, the inclusion rule is written as
{
V1(t) ∈ −N[−1,1](τ1(t))
100(V3(t) − V2(t)) ∈ −N[−1,1](τ2(t))
. (32)
4.2 Numerical results with Siconos
The time step has been fixed to 0.1µs. Fig. 8(a) depicts the current evolution through the inductor
L. In [40], it has been shown that the Newton-Raphson algorithm fails when the state of the
diode and of the switch changes at t = ts in Fig. 8(a). Indeed, the linearization performed at each
Newton-Raphson iteration leads to an oscillation between two incorrect states and never converges
to the correct one. The Newton-Raphson iterations enter into a infinite loop without converging.
Using the NSDS approach the OSNSP solver converges and computes the correct state. For such
a simple system, any OSNSP solver gives a correct solution. We have used indifferently PATH









































Figure 8: Switched circuit simulations.
Remark 3 In [40] an event-driven numerical method is proposed to solve the non convergence
issue. However it is reliable only if the switching times can be precisely estimated, a shortcoming
not encountered with the NSDS and the Moreau’s time-stepping method.
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4.3 Numerical results with Eldo
Eldo does not provide any non–smooth switch model. But it furnishes the ’VSWITCH’ one
described in (33), where RS is the controlled resistor value of the switch, and VC the voltage






Ron if VC(t) > Von
Roff if VC(t) 6 Voff
(VC(t)(Roff − Ron ) + Ron Voff−
Roff Von)/(Voff − Von) otherwise
(33)
which is close to (12) for the chosen parameters.
Simulations have been done using different sets of parameters. It is noteworthy that the behavior
of Eldo depends on these values. For example, using a Backward Euler with the time step fixed
to 0.1µs and Von = 1e − 4V, Voff = 0V, Roff = 1000Ω, Ron = 0.001Ω cause troubles during the
Eldo simulation, some messages like ’Newton no-convergence’ appear. Fig. 8(b) shows the Eldo
simulation. The values are very close to the Siconos simulation, except for the steps correspond-
ing to the no-convergence messages. In this case, the resulting current value is absurd.
This academic example demonstrates that analog tools can fail to simulate a switched circuit.




































Figure 9: Buck converter
The components are modelled with either linear, or piecewise linear, or set-valued relations
yielding a nonsmooth dynamical system of the linear time invariant complementarity systems
class. The features of the models are given thereafter.
Power MOSFETS pMOS/nMOS they are described as an assembly of a piecewise-linear
current source IDS = f(VGS , VDS) and the intrinsic diode (DpMOS and DnMOS) with an ideal
characteristic. The capacitances were not taken into account. The diodes residual voltage is
1V. The MOSFETs transconductance KP was set to 10AV−2 and their threshold voltage to
respectively VT = −2V for the pMOS and VT = 2V for the nMOS. One can notice that the sum of
their absolute values largely exceeds the supply voltage VI = 3V , thus providing non-overlapping
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conduction times. The other physical parameters as chosen as follows : µ = 750 cm2.V−1.s−1 for
a nMOS and µ = 250 cm2.V−1.s−1 for a pMOS, ǫOx = ǫr SiO2 · ǫ0 with ǫr SiO2 ≈ 3.9, tOX ≈ 4nm
W = 130nm L = 180nm.
The piecewise linear model uses 6 segments given by the following data: c1 = 0.09, c2 =
0.2238, c3 = 0.4666, c4 = 1.1605, c5 = 2.8863, a1 = 0, a2 = 0.1, a3 = 0.2487, a4 = 0.6182, a5 =
1.5383. The relative error between f( · ) and fpwl( · ) is kept below 0.1 for 0.1 6 x < 3.82. The
absolute error is less than 2 · 10−3 for 0 6 x < 0.1 and 0 for negative x. In practice, the values of
VG, VS , VD, VT in logic integrated circuits allow a good approximation of f( · ) by fpwl( · ).
Compensator amplifier it is modelled as a 1.105 gain and an output low-pass filter with a
cutoff frequency of 30MHz.
Comparator it is modelled as a piecewise-linear function whose value is 0 if x < −0.15V and 3
if x > 0.15V.
Ramp voltage the frequency is 600kHz and the bounds are 0 and 0.75VI = 2.25V . The rise
time is 1.655ns and the fall time is 10ns.
Standard values for other components VI = 3V, L = 10µH, C = 22µF, Rload = 10Ω, R11 =
15.58kΩ, R12 = 227.8kΩ, R21 = 5.613MΩ, C11 = 20pF, C21 = 1.9pF.
Values exhibiting a sliding mode L = 4µH, C = 10µF, R11 = 10kΩ, R21 = 8MΩ, C11 =
10pF.
The reference voltage Vref rises from 0 to 1.8 V in 0.1 ms at the beginning of the simulation.
The output voltage Voutput is regulated to track the reference voltage Vref when VI or Vref or the
load current vary. The error voltage Verror is a filtered value of the difference between Voutput
and Vref . This voltage signal is converted into a time length thanks to a comparison with the
periodic ramp signal. The comparator drives the pMOS transistor which in turn provides more or
less charge to the output depending on the error level. The operation of a buck converter involves
both a relatively slow dynamics when the switching elements (MOS and diodes) are keeping their
conducting state, and a fast dynamics when the states change. The orders of magnitude are 50ps
for some switching details, 1µs for a slow variation period and 100µs at least for a settling period
of the whole circuit requiring a simulation.
5.1 The dynamical equations
The nonsmooth DAE has been generated using the automatic circuit equation formulation de-
scribed in Section 3.1. It leads to a dynamical system with 25 states coupled to an inclusion rule.
The dimension of the inclusion rule is 24.
5.2 Numerical results with Siconos, and comparisons
5.2.1 Simulation with Siconos
The start-up of the converter was simulated thanks to Siconos. As initial conditions, all state
variables are zeroed. The detailed analysis of the switching events requires to use a time step as
small as 50ps. The simulations are carried with a fixed time step, 4.106 steps are then computed
for the 200µs long settling of the output voltage. The OSNSP solvers used are PATH with
a convergence tolerance of 1e − 7, and a semi-smooth Newton method based on the Fischer-
Bursmeister reformulation[22] that is our own implementation using a convergence tolerance of
1e − 12. The overall result is shown on the Fig. 10.
Simulation time: The CPU time required to achieve the simulation is 60s on a Pentium 4
processor clocked at 3 GHz. It includes 19s in the MLCP solvers, 40s in matrices products. The
time to export the resulting data is not included.
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(d) Vramp and Verror

























(b) Vramp and Verror
Figure 11: Siconos buck simulation using sliding mode parameters.
– Fig. 10 (a) is the output potential, following the ramp Vref .
– Fig. 10 (b) is the current through the inductor. Until 0.0001s, IL is loading the capacitor
C. After 0.0001s, IL has to keep the capacitor charge constant.
– Fig. 10 (c) zooms on the pMOS drain potential with standard parameters.
– Fig. 10 (d) zooms on the Verror and Vramp voltages.
– Fig. 11 (a) using sliding mode parameters, shows the stabilization of the comparator output
to an unsaturated value. It also shows the stabilization of the current through the pMOS
allowing the Verror signal to follow the Vramp signal.
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– Fig. 11 (b) using sliding mode parameters, shows the Verror and Vramp voltages.
The simulation has been tested with many parameters values. The robustness of the nonsmooth
modelling and solving algorithms enables one to perform with the same CPU time the simulation
of such cases.
5.2.2 Simulation with Spice
Simulation conditions: convergence issues related to the MOS model The simulation
of this circuit was done with several versions of Spice (the open source Ngspice from Berkeley
and Eldo from Mentor Graphics) and two kinds of MOS models :
The MOS level 3 model : This model takes more physical effects into account than the
piecewise-linear model used in Siconos simulations, in particular the voltage-dependent ca-
pacitances. It is an important issue since these varying capacitances cause some convergence
problems when node 2 switches between VI and ground. Adding a small capacitor of a few
picoFarad between this node and ground helps to solve the problem but may yield artifacts
(spikes) on the current of the VI alim and the MOS transistors.
An nMOS simplified model (Sah model) with fixed capacitances and a quadratic static
characteristic :
IDS = max(0, VGS − V tN )
2 − max(0, VGD − V tN)
2
This model is very close to the piecewise-linear model used in Siconos simulations. The
implementation in netlists was done thanks to voltage-dependent current sources that are
very likely not compiled by the various Spice simulators tested. Thus the measured CPU
time is increased with respect to a compiled version. An estimation of the CPU time with
a compiled simplified model may be given by multiplying the MOS level 3 CPU time by the
ratio of the Newton-Raphson iterations required respectively during the simulations with
each model. An additional correction should be done to reflect that the computation of the
jacobian matrix entries linked to a compiled simplified model would require less time than
with a MOS level 3 model. Even if the Spice simulation includes other operations, jacobian
matrix loading time is indeed known to be generally predominant. Power MOSFETS intrinsic diodes are modelled by the classical Shockley equation with an
emission coefficient N = 1 :
I = IS .(e
q.V
N.k.T − 1) when V > −5.N.
k.T
q
I = −IS when V < −5.N.
k.T
q
with V , I voltage and current through the diode, IS saturation current, default value
10−14 A, qelectron charge 1.6 10−19 C, k Boltzmann constant 1.38 10−23 J.K−1, T tem-
perature in K and N emission coefficient. The comparator is modelled as a non linear voltage controlled voltage source defined as
Vout = 1.5(tanh(10Vin) + 1). Thus the 3-segment characteristic used as the nonsmooth
model is regularized to help convergence of Spice (see a comparison of the piecewise-linear
comparator as used in Siconos simulations with the Spice one on Fig. 5.2.2).
The power supply VI is raised from 0 in 50 ns at the beginning to help the convergence.
3
The Spice tolerance values used are 1nA for currents, 1µV for voltages and 0.00075 for relative
differences. The maximum number of Newton-Raphson iterations is set to 100 (the default values
are 10 for Ngspice and 13 for Eldo).
3This is not required with the Siconos algorithms that find a consistent initial solution from scratch.
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Comparison of piecewise-linear and Spice (tanh based) comparator models.
Usually, Spice simulators integrate with a time step adjusted according to different strategies
based on an estimation of the local truncation error (LTE) or the number of Newton-Raphson
iterations required by previous steps. Since Siconos simulations were carried with a fixed time
step of 50 ps, simulators were forced to use this value as a maximum. Even when Spice simulators
use a fixed time step, they may compute LTE to assess a solution found by the Newton-Raphson
algorithm. This computation of LTE was disabled because it could impair the performance of
Spice with respect to Siconos. 4
5.2.3 Simulation comparisons
The table 1 displays the results with the standard and the sliding mode values of compensator
components. An estimation of the CPU time with a compiled simplified model is added.
These results shall be compared to the 60 s CPU time achieved with the NSDS method. De-
pending on the model and the Spice simulator, the (estimated) CPU time is from 2.8 to 6.1 larger
than with Siconos. Moreover, it was necessary to add a parasitic capacitor on the connection
between the pMOS and nMOS transistors to allow the convergence of the Ngspice simulator with
the MOS level 3 model. All the Siconos simulations presented in this paper have been obtained
in one-shot from the dynamical equations automatically generated from the Netlist, without any
further parameter tuning.
5.2.4 Sliding mode using a multi-valued comparator
This paragraph focuses on the simulation with sliding parameters and using a multi-valued model
for the comparator. The rise time of the ramp voltage has been increased to 3.2ns. The model
used in Siconos consists in setting the ǫ gap to 0 in the model depicted in 19. Fig. 12 shows the
4For Ngspice, it implied a slight modification of the source code since no standard option is provided to do it.
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simulator model # Newton iterations CPU time (s)
standard compensator values
Ngspice simple 8024814 632
Ngspice level 3 8304237 370
Eldo simple 4547579 388
Eldo level 3 4554452 356
Siconos LCP – 60
sliding mode compensator values
Ngspice simple 8070324 638
Ngspice level 3 8669053 385
Eldo simple 5861226 438
Eldo level 3 5888994 367
Siconos LCP – 60

























(b) Vramp and Verror

























(b) Vramp and Verror
Figure 13: Eldo buck simulation using sliding mode parameters and Vout = 1.5(tanh(10000Vin)+
1) for the comparator.
Siconos simulation using a fully implicit time-stepping. It could be noted that the comparator
output is stabilized to an unsaturated value. Simulation using Eldo has been done using the
model Vout = 1.5(tanh(10000Vin) + 1) for the comparator. The MOS level 3 leads to ’Newton
no-convergence’ messages, so the MOS SAh model has been used to run the simulation displayed
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in Fig. 13. It is noteworthy that it does not handle the stabilization of the comparator output on
the sliding surface.
5.2.5 Simulation with Plecs
As we pointed out above, the hybrid approach that consists of an exhaustive enumeration of all
the system’s modes, soon become inefficient and unusable mainly because the simulation duration
grows exponentially fast. Let us illustrate this fact with the buck converter, loaded with several
devices: a resistance, and a chain of transistors. The simulator is Plecs, a hybrid simulator
developed by Plexim 5.
The CPU time required to achieve the simulation of 200µs ranges between 596s to 4 hours, de-
pending on the values of the resistors, capacitors and inductors and the existence of sliding modes.
This should be compared to the 60s of the Siconos simulation, obtained independently of these
components values. Moreover, the Plecs simulation performs only 168038 steps comparing the
4.106 steps performed during the Siconos simulation. It can be concluded that the computation
of one step of simulation using Siconos is 250 faster than using Plecs. This demonstrates the
robustness and efficiency of the time-stepping scheme and the OSNSP algorithms of Siconos.
Remark 4 On both Fig.12(a) and Fig. 11(b) it is seen that the sliding surface is attained in finite
time after an accumulation of switches. This is a classical phenomenon in nonsmooth systems,
see Filippov’s example in [3].
6 Conclusions
In this paper we have presented numerical simulations of switched circuits obtained with a suitable
time-stepping implicit method, named Moreau’s time-stepping algorithm. This method is based
on the nonsmooth dynamical systems modelling approach, and relies heavily on complementarity
problems (equivalently, inclusions into normal cones) solvers. The advantages of such a method
are that it allows one to: avoid computing the dynamics changes due to topology variations, since the circuits are
treated as a global system with a fixed state dimension; modes transitions are taken care of
by the complementarity problem solvers, which usually are polynomial in time; simulate circuits with very large number of events without slowing down too much the
simulation; avoid regularization and consequently stiff systems of ODEs; accurately calculate the initial steady-state of the system; accurately simulate sliding mode trajectories without spurious oscillations around the switch-
ing surface; compute state jumps (initial jumps due to inconsistent states, or in the course of the inte-
gration).
The major drawback of the used method is its low order, so that its accuracy may be less good
on smooth portions of the trajectoires. In this paper it is first shown that Moreau’s time-stepping
scheme allows one to integrate an academic example on which Newton-Raphson based methods
fail. Then the buck converter system is simulated. Comparisons with other analog simulators are
presented. The simulations have been led with the Siconos software package of the INRIA, an
open source platform dedicated to nonsmooth multivalued dynamical systems.
5http://www.plexim.com/
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